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ABSTRACT
With the development of modern electronics, the demand for high quality power supplies has
become more urgent than ever. For power MOSFETs, maintaining the trend of reducing on-state
resistance (conduction loss) without sacrificing switching performance is a severe challenge. In
this work, our research is focused on implementing strained silicon and silicon germanium in
power MOFETs to enhance carrier mobility, thus achieving the goal of reducing specific on-state
resistance.

We propose an N-channel super-lattice trench MOSFET, a P-channel sidewall channel trench
MOSFET and P-Channel LDMOS with strained Si/SiGe channels. A set of fabrication processes
highly compatible with conventional Si technology is developed to fabricate proposed devices.

The mobility enhancement is observed to be 20%, 40% and 35% respectively for N-channel, Pchannel trench MOSFET and LDMOS respectively and the on-state resistance is reduced by
10%, 20% and 22% without sacrificing other device performance parameters.
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CHAPTER 1
1.1

INTRODUCTION

Scaling of Power MOSFETs

Power MOSFETs are arguably the most important power management devices for all digital
electronic systems such as computers, servers, and telecommunication equipment. Power
MOSFETs are designed to behave as switching device or rectifier to supply power with low
consumption while switched on and to block certain voltage while switched off. As switching
devices, one of the most important requirements of power MOSFET is to minimize power loss
which includes conduction and switching loss. While reducing conduction loss relies on
decreasing on state resistance, the reduction of switching loss demands lower gate charge and
output capacitance. With the increasing switching frequency nowadays, reducing resistance
without sacrificing switching performance has become significantly more important.

Various effort has been made including alternative semiconductor material, novel structures and
improved process flow to achieve further resistance reduction [1, 2]. Over the past several
decades, rapid resistance reduction has been enabled by the remarkable scaling of MOSFETs.
The improvement is achieved by simply reducing the gate length, oxide thickness and junction
depth to increase the effective carrier velocity [3-5]. For power MOSFETs, several structures are
favored to facilitate the scaling, among which the most popular are LDMOS and trench gate
MOSFET [1].
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Traditional Vertical Double Diffused MOSFET (VDMOS) MOSFET features a vertical drift
region and thus can be scaled by simply reducing the pitch size. However, while the scaling
continues, the distance between p-wells gets narrower and the parasitic JFET clamps the current
conducting path and becomes the limiting factor [6]. The introduction of trench power MOSFET
sets a new standard of performance for low voltage devices. Trench MOSFETs feature two
vertical channels per pitch separated by an etched trench as the gate, essentially doubling the cell
density and eliminating the inherent JFET, as shown in Figure 1-1.
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Figure 1-1 Resistance components of (a) VDMOS and (b) Trench MOSFET
The invention of trench MOSFET excessively facilitates the increase in cell density. Since the
year 2000, the cell density for the N-channel MOSFET has reached 400 million cells per square
inch and approximately 600 million cells for the P-channel MOSFET [7, 8]. For 30V rated
power devices as an example, as in figure 1-2 (a) on-state resistance has been remarkably
reduced by almost 82% from 32 Ω×mm2 to around 5.8 Ω×mm2 from 2000 to 2003.
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(a)

(b)

Figure 1-2 (a) the trend of density of Power MOSFET and (b) resistance reduction for 30V
power MOSFET
However, with the scaling continues the gate charge and capacitance increases accordingly due
to the increased area of gate to drain region overlap and gate to source overlap. The trend of this
improvement, as shown in figure 1-2(b), significantly slowed down in recent years due to limit
of gate charge and specific resistance trade-off.

Another most favored structure is Lateral Diffused MOSFET (LDMOS), which is widely used in
RF/microwave power amplifiers because of its advantage of providing internal impedance
matching and sufficient gain while capable of supporting higher breakdown voltage compared to
other RF devices. LDMOS can be combined with various CMOS technologies to reduce the
short channel effect and the electrical fields in the channel region. As a surface contact device
and on account of highly compatibility with conventional Si technology, LDMOS is also favored
for integration purpose.
3

Featuring a lateral channel as CMOS, the gate capacitance can be well controlled by aligning the
gate and drain region. However, the length of low doped drain (LDD) region is required to
support nominal blocking voltage thus scaling of pitch size is constrained.
Gate

Source

Drain

Low Doped Drain

N+
P-Plug

N+

P-body

P-eptaxial

Substrate
Figure 1-3 Typical N-Channel LDMOS

1.2

Mobility Enhancement of Strained Si/SiGe

The mobility enhancement from strain existing in device was discovered in the 1950s [2, 3], and
since then extensive research has been done. Silicon germanium (SiGe), due to its similar
diamond lattice structure with silicon and small lattice mismatch (4%), could be stretched under
tension (strained) without breaking the chemical bond. Strained Si/SiGe provides mobility
enhancement for electrons and hole at various directions. It is reported electron mobility
enhancement up to 220% with a strain of 2% is achieved by experiment and the hole mobility of
260% is calculated under Fossum and Oberhus theory [9].
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Strained Si/SiGe has been widely used in modern high performance IC technology [10], but has
yet to be implemented in power MOSFET due to several concerns. The primary concern is that
the stable SiGe layer thickness is limited by germanium mole fraction, which is significantly
thinner than required channel length to support blocking voltage. Another issue is that with the
increase of mole fraction, the number of defect also rises rapidly. The other major constrain is
from fabrication perspective. Strained SiGe is unstable during high temperature as in
conventional Si technology. The thermal process demands strict control to prevent relaxation in
order to implement strained SiGe with conventional Si technology.

1.3

Objectives

The primary objective of this work is implementing strained Si and SiGe to reduce the specific
on state resistance for power MOSFET, specifically trench MOSFET and LDMOS without
sacrifice of other device performance, especially gate charge and capacitance. This work focuses
on enhancing carrier mobility in the channel region, which contributes to up to 70% on state
resistance of low voltage power MOSFET. Several new structures will be proposed and their
characteristics will be investigated. Process flow to fabricate proposed devices will also be
developed and optimized.

1.4

Methodology

In this work, we use semiconductor physics based approach to investigate the process flow of
proposed devices and perform the characterization. The simulation in this thesis is performed
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using Synopsis TCAD, specifically Sentaurus which is based on finite element analysis and has
been extensively used for calculating strained devices.

In Sentaurus, the stress originates from process simulation, calculated in each process step and
stored as baseline for following process and further device simulation. The stress is stored as
vectors, thus stress in different planes can be extracted. The device simulator calls out stored
device status data together with various models and extracted parameters to characterize the
behavior of device by solving fundamental semiconductor equations such as Poisson, electron
and hole continuity.

The proposed devices are compared with silicon counterparts in identical fabrication process and
test conditions to investigate the performance of strained effect. Appendix A lists models and
parameters utilized in this work and their origin.

1.5

Outline

The thesis is organized in six chapters as follows:

Chapter 1 describes the background and motivation of this research.

Chapter 2 describes the physics of SiGe and the properties of strained Si/SiGe, especially several
factors impacting electron and hole mobility. Several state-of-the-art structures based on strained
6

Si/SiGe are reviewed. At the end, the feasibility and challenge of implementing strained Si/SiGe
in power MOSFET is summarized.

In chapter 3 and 4, two structures are proposed for N type and P type trench MOSFET
respectively. A novel N-channel trench power MOSFET is proposed featuring Si/SiGe
superlattice structure to increase the electron mobility. The alternatively deposited layers ensure
the thickness of strained layers is sufficient to support required blocking voltage. Chapter 4
addresses the method to form a strained P channel along the side wall of the trench to enhance
the in-plane hole mobility. Two 25V rated power MOSFETs are designed using proposed
structures respectively. Process flows are suggested and simulated in Synopsis TCAD. The
resulting structures are investigated and compared to its silicon counterparts.

In chapter 5, a novel P-channel LDMOS structure is proposed with strained Si layer as well as a
set of fabrication processes highly compatible with current Si technology. A 25V rated power
MOSFET is designed using proposed structure. The process is carried out in Synopsis TCAD
and the result structure is investigated in mix-mode simulation. The result is inspected and
compared with silicon device.

In chapter 6, a general conclusion is drawn and future work is also suggested.
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CHAPTER 2

FUNDAMENTAL OF STRAINED SI/SIGE DEVICES
2.1

Physical Properties of SiGe

Silicon germanium (SiGe) is the term for alloy Si1-xGex, where x represents the mole fraction
determined by the concentration of germanium in the alloy. As a group IV element, germanium
has the identical diamond lattice structure as silicon with lattice constant 4.25% larger. This
feature grants SiGe two major advantages. First, the identical lattice structure theoretically
enables Ge mole fraction in SiGe to be variable over a wide range from 0(Si) to 1(Ge). With the
increase in mole fraction, the properties of Si1-xGex, such as mobility, band gap and effective
mass change accordingly. When the alloy is formed, the lattice constant and band gap is given by
Vegard's law. Having the benefit of controllable properties, SiGe is extensively utilized in both
band gap engineering and strained engineering for mobility enhancement.

The comparison of Si, Ge and Si1-xGex is shown in Table 2-1[11]. Notably, the intrinsic mobility
of Ge is 3900 cm2/V-s for electron and 1900cm2/V-s for holes, remarkably higher compared to
1350cm2/V-s and 450cm2/V-s for silicon respectively.

The other advantage of an identical lattice structure is from the process perspective. SiGe process
can be easily integrated with current silicon technology, and thus can be achieved with cost
comparable to silicon CMOS, much lower than other hetero-structures and strain engineering.
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Table 2-1 Properties of Si, Ge and Si1-xGex
Silicon
Germanium
Si1-xGex (x<0.85)
Lattice Structure

Diamond

Diamond

Diamond

Lattice Constant(Ǻ)

5.431

5.658

5.431+0.2x+0.027x2

Thermal Conductivity

1.3

0.58

0.046+0.084x

Band Gap (eV)

1.12

0.661

1.12-0.41x+0.008 x2

Dielectric Constant

11.7

16.2

11.7+4.5x

Effective Electron

0.98m0

1.6m0

1.92m0

0.19 m0

0.08 m0

0.19 m0

0.537 m0

0.33 m0

0.153 m0

0.043 m0

Intrinsic Electron

1350

3900 cm2/V-s

Mobility

cm2/V-s

Intrinsic Hole Mobility

450

(W/cm-K)

Mass(longitudinal)
Effective Electron
Mass(Transverse)
Effective Hole
Mass(Heavy)
Effective Hole
Mass(light)

1900cm2/V-s

cm2/V-s
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2.2

Strained Si/SiGe

Strain in semiconductor devices can be in several different forms. Uniaxial and biaxial strains are
the most important since the dislocation in these forms can be well controlled, therefore
minimizing relaxation [11, 12].

Figure 2-1 shows the biaxial and uniaxial strains existing while a silicon layer is grown on a
relaxed SiGe layer.

Compressive Uniaxial Strain
Tensile Biaxial
Strain

Si
SiGe

Figure 2-1 Uniaxial and biaxial strain when silicon deposited on SiGe layer
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2.2.1

Biaxial Strain

Biaxial strain or global strain results from another layer of material with different lattice constant
which serves as the virtual substrate. One typical method to form biaxial strain is to grow silicon
layer on the top of SiGe layer. When a silicon layer is deposited on top of a SiGe layer, the atoms
in the silicon layer align with the atoms of the stretching SiGe layer, the lattice of silicon is under
tensile tension and stretches beyond normal inter-atomic distance, and the silicon is tensile
strained. At the same time the SiGe atoms are compressed below normal inter-atomic distance
and SiGe is refer to as compressive strained.

A gradually doped layer is usually deposited as a buffer region. The buffer layer serves as a
virtual substrate and allows relaxation, thus reduces the defects in the silicon region.

Strained Silicon

Relax SiGe

Graded SiGe

Silicon

Germanium

Silicon

Figure 2-2 Lattice Structure of Si1-xGex
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Figure 2-2 illustrates the lattice structure when strained silicon is formed on SiGe with a graded
relaxed SiGe layer as a buffer.

Biaxial strain is extensively investigated. Figure 2-3 summarizes several typical structures to
implement biaxial strain [11]. Some structures also combine with hetero junction technology [13,
14].

Strained Si
Strained Si

Strained Si1-yGey

Strained Si

Strained Si1-yGey

Strained Si

Relaxed Si1-xGex

Relaxed Si1-xGex

Relaxed Si1-xGex

Graded Si1-xGex

Graded Si1-xGex

Graded Si1-xGex

Si substrate

Si substrate

Si substrate

(a) Strained Silicon

(b) Strained Si/SiGe
channel

(c) Strain and heterojunction

Strained Si
Strained Si

Strained Si1-yGey

Strained Si

Relaxed Si1-xGex

Strained Si

BOX

BOX

BOX

Si substrate

Si substrate

Si substrate

(d) Strained Silicon
Directly on Insulator

(e) Strained Si on insulator
and SiGe on Insulator

(e)Hetero-junction on
Insulator

Figure 2-3 Typical structures to implement biaxial strain
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Since the quality of germanium oxide does not meet the requirement of gate oxide, a silicon cap
is normally required in order to form high quality silicon dioxide. The remaining silicon between
the gate oxide and the silicon germanium channel serves as a parasitic buried channel and also
reduces the gate capacitance [15].
2.2.2

Uniaxial Strain

Uniaxial strain is widely utilized in high performance CMOS devices. Uniaxial strain is favored
since it avoids the mobility degradation and the high defect levels associated with current silicongermanium (SiGe) based biaxial strained silicon or strained SOI. Several chip manufacturers
announced that they have successfully demonstrated the significant benefits of uniaxial strain at
the transistor level [10].

One of the most researched structures in recent years is illustrated in figure 2-4 [10]. Two SiGe
pockets have been applied to achieve the compressed channel from source and drain side. The
SiGe region stretches against the channel silicon region to achieve compressively strained
channel. The SiGe pocket is formed by germanium implantation and could be performed after
the thermal oxidation thus presenting an advantage of better compatibility with conventional
silicon technology. A higher mole fraction is attainable since there is less constrain on leakage
current and strain relaxation. The SiGe pocket also serves as embedded source drain with high
Ge mole fraction to reduce DIBL [10].
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Gate

Si1-xGex

45nm

Si1-xGex

Compressively
Strained

P-type
MOSFET

Figure 2-4 Typical uniaxial strained MOSFET

2.3

Biaxial Strained Si/SiGe Properties

One of the most important properties of biaxial strained Si/SiGe is the critical thickness. The
critical thickness is the maximum thickness to accommodate strained layer of certain mole
fractions while not incurring defects or dislocations. The critical thickness is recorded under
different mole fractions as shown in figure 2-5 [12]. People and Bean proposed the curve beyond
which the strain will be totally relieved, and Matthews and Blakeslee's curve indicated the
thickness below which it will remain stable [16]. The thickness between the region is meta-stable
which still retains a certain amount of strain is maintained, however relaxation exists or is easy to
occur under certain condition such as rising temperature [17]. When the SiGe layer thickness is
increased or the temperature is raised, the energy stored in the strain piles up. Once the energy
exceeds dislocation forming threshold, SiGe layer becomes thermodynamically unstable. While
the dislocation increases, the strain is relieved and the SiGe becomes relaxed.
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The critical thickness at stable condition is calculated by Matthews and Blakeslee and is
expressed in figure 2-5 and equation 1 [18, 19]. Figure 2-5 shows schematic illustration of
models for derivation: pre-existing threading dislocations. Critical thickness is determined by
the quality of force exerted in the dislocation line by the misfit stress FE and line tension in the
dislocation line FL.

Threading segment

(b)

(a)

Overlayer

(c)

FE

FL

Misfit
segment

Substrate

Figure 2-5 Schematic illustration of Matthews and Blakeslee model of stable critical thickness
Equation 1 Critical thickness calculated by Matthews and Blakeslee
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Figure 2-6 SiGe critical thickness versus germanium concentration
There are two components of the band structure that are changed. Hydrostatic strain shifts the
energy of a band due to fractional volume change and strain splits the degeneracy of bands [19,
20].

When the silicon is strained, the degeneracy of both the conduction and valance band is changed
by the application of strain, either compressive or tensile. The band degenerate when a silicon
layer deposited on SiGe layer is shown in the figure 2-7. As can be seen from the figure, the
strain split the 6 conduction sub band into two groups, two in-plane sub bands and four out of
plane sub bands. The split band difference is determined by the concentration of germanium. For
16

conduction band, the difference is 67meV per 10% Ge mole fraction. For valence band, the
difference is 40meV per 10% Ge mole fraction [20].
E

Silicon

k

Strained Si
Δ4

Ec

Δ6

ΔEv~ 40 meV/
10% Ge

ΔEc~ 67 meV/
10% Ge

Δ2

(a)

(b)

Figure 2-7 Split of (a) conduction band and (b) valence band.
Figure 2-8 shows the detailed band degeneration and splitting while the silicon is either
compressive strained, unstrained or tensile strained [20]. The figure shows the conduction band,
valley structure and valence band splitting of (a) uniaxial tensile strained Si or Si1-xGex grown on
a <100> Si1-yGey virtual substrate with (x<y) (b) bulk silicon and relaxed Si1-xGex with (x<0.85)
and (c) uniaxial compressively strained Si1-xGex grown on a Si1-yGey virtual substrate with (x>y).
Wider valley shape stands for higher energy.
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<010>
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<001>
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<001>

<010>

<100>

<100>

<100>

Δ2

Δ4

Δ4

Δ6

Δ2

Light Hole

Heavy Hole
Heavy Hole

Light Hole

Light Hole

Compressively
Strained
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Unstained

(b)

Tensile Strained

(c)

Figure 2-8 Split of degeneracy of bands for (a) compressively strained Silicon (b) bulk silicon
and (c) tensile strained Silicon
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For conduction band in biaxial strain, tensile strain shifts the four in-plane valleys upwards in
energy and lowers the two out-of plane valleys which results in the 67meV per 10% germanium
in buffer layer. The effective mass of each valley is highly anisotropic [21]. The transverse mass
(mt=0.19m0) is remarkably lower than longitudinal mass (ml=0.98m0). With the split valleys, the
inter-valley phonon scattering is reduced which also leads to mobility enhancement. For valence
band in biaxial strain, tensile strain lifts the light hole distribution and lowers the heavy hole
band [22].

Inversely, for conduction band, compressive strain shifts the two out-of-plane valleys upwards in
energy, and the small transverse out-of-plane masses in the four in-plane valleys tend to increase
mobility. In the in-plane direction the heavy longitudinal electron mass (0.92m0) leads to lower
electron mobility. However, in the out-of-plane direction, the effective mass of electron is
reduced thus leads to high electron mobility. For valence band, compressive strain lifts the
degeneracy between heavy and light holes and splits the bands. The effective mass of heavy
holes is reduced and effective mass of the light hole is increased which also contributes to the
mobility enhancement. Hole mobility enhancement is achieved in both in-plane and out-of plane
direction [21-23]. The band split and alignment in biaxial strained SiGe is shown in figure 2-9
[18].
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Figure 2-9 Band alignment of (a) compressively strained SiGe on Si-substrate and (b) tensile
strained Si and compressively strained Ge on unstrained SiGe
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It has been revealed that alloy scattering exerts significant influence on SiGe mobility
enhancement [24-26]. Some difference exists in the prior works in [27]. Bufler summarized in
[26] the reason of difference and provide the significance of alloy scattering with various
background doping and point out that with a moderate doping level, where other scattering effect
especially carrier-carrier scattering dominates, both electron and hole mobility enhancement
could be achieved.

The carrier mobility in semiconductor material is limited by several different mechanisms and is
subject to different effective electric field level [28-30]. Figure 2-10 shows the main limiting
factor exists in silicon bulk MOSFET: coulomb scattering, phonon scattering and surface
(interface) scattering. According to Matthiessen’s rule, the mobility is given as:

Equation 2 Mobility calculation using Matthiessen’s Rule
1

µ eff

=

1

1

1

µ coulomb + µ phonon + µ surface − roughness
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μphonon

μeffect

μcoulomb

μSR

Eeff
Figure 2-10 Limiting factor of carrier mobility
The mobility in Si1-xGex reported is also subject to wafer orientation. Recent research revealed
that <100> oriented wafer provides up to 25% better mobility enhancement and 20% more
parasitic resistance reduction than <110> oriented wafer [31].

The mobility in a strained device is determined by all mentioned mechanisms with the different
dominant effects in different devices. It is argued that current room-temperature field-effect
device performance is limited by materials quality, particularly interface roughness and
compositional inhomogeneity, rather than random alloy scattering [32].

Several decades after the research on strained Si/SiGe MOSFETs [33], in state of the art devices,
it is reported by implementing strained Si device the enhanced electron mobility of up to 70% in
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achieved[34] by growing silicon on silicon germanium virtual substrate. The hole mobility is
reported to be enhanced by up to 100% in compressively strained SiGe by implanting Ge into Si
channel [35, 36].

Another important property of transport is saturation velocity, which is defined by the maximum
carrier velocity when the critical electric field is reached. It is reported that the strained Si
provides only slightly higher saturation velocity but the critical field is remarkably lower to
facilitate the transport carrier in lower fields which is long channel or lower bias conditions [39].
A comparison of electron velocity in strained Si and conventional Si device is shown in figure 211 [39]. It is also reported that the hole velocity in strained SiGe layer is enhanced by 45%
compared to silicon devices [40].
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Figure 2-11 Velocity comparison of strained Si device and conventional Si device
It is reported that the impact on capacitance for strained N-type and P-type MOSFET varies [37,
38]. For N channel MOSFET, the C-V curve shifts left thus in cut off region, Vg<0, the
capacitance of strained Si is reduced while in contrast, the capacitance increased while in
conduction mode where Vg>0. For P channel MOSFET, the C-V curve shifts right thus in
conduction mode the capacitance reduces while in cut-off mode the capacitance decreases [39,
41-42]. However, the gate capacitance can be reduced in several ways. It is reported in buried
channels featuring a silicon cap on strained SiGe layer providing reduced capacitance [15].
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2.4
2.4.1

Literature Review

N-Channel Trench MOSFET

Effort has been reported to introduce a relaxed SiGe channel in trench power MOSFET [46]. The
reported structure features an epitaxial P-SiGe channel layer of 0.4 um doped at a level of
2×1017/cm2, as in figure 2-12. The initiative is to achieve electron mobility enhancement from
higher SiGe intrinsic mobility. Therefore, the SiGe layer thickness is grown beyond the critical
thickness and a very high 30% mole fraction is chosen to maximize the performance
enhancement. The proposed structure demands no additional attention to thermal control, thus is
entirely compatible with Si technology.

GATE

SOURCE

SOURCE
N+

N+

P-SiGe

P-SiGe

N- Si

N+

DRAIN

Figure 2-12 Reported trench MOSFET with strained SiGe channel
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The fabrication result is inspected and the on state resistance is reduced by 9 percent as expected.
This effort has successfully proved that lateral deposited SiGe is potentially capable of providing
electron mobility enhancement in perpendicular directions.

Several challenges are also revealed for utilizing SiGe in traditional structures. Due to the high
concentration relaxed SiGe, the blocking voltage is degraded rapidly and the risk of leakage
current is remarkably enlarged. With the requirement of channel length to support blocking
voltage, strained channel is yet to be achieved and the process better compatible with Si
technology is yet to be developed.

2.4.2

N-Channel Vertical MOSFET

Another widely researched method to approaching strained SiGe on vertical MOSFET is
considered. The graded strained SiGe region is achieved by Ge implantation [47]. The proposed
structure is shown in figure 2-13.

This essential feature of this effort is that the Ge ion implantation is performed after the vertical
channel is formed, and the peak value of SiGe is 1500 Å below the surface. Strained channel
obtained by implantation has several major benefits. The first is that with the Ge ion implantation
being performed only before the final anneal, the oxidation and diffusion is identical to
conventional Si process. The rapid thermal anneal is performed either by 1000°C for 3 minutes
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or 590°C for 60minutes. The second benefit is that no silicon cap layer is required for oxide
growth.

A peak transconductance is observed to be improved significantly by 50% in SiGe devices
compared to Si devices fabricated on the same wafer, only masked during implantation. This
effort proves that out-of-plane electron mobility enhancement is attainable when properly
designed.
Drain

Gate

Source

Gate Oxide

Poly
Si
N+ Si
Si0.85Ge0.15
Graded P type

Graded P-type SiGe

Si
N+ Si

Figure 2-13 Reported vertical MOSFET with strained SiGe channel
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The channel doping is chosen to be 8×1017cm-3, and the carrier-carrier scattering effect is more
influential than in the power MOSFET which requires a much lower doping to spread out the
depletion region. The drain induced barrier lowering (DIBL) effect for the graded SiGe device is
worse due to the smaller band gap of the channel material; this effect is insignificant due to
longer distance from drain to source for power MOSFET.
2.4.3

Strained SiGe MOSFET

Due to the revealed properties of strained SiGe, efforts are being made to implement strained
SiGe to achieve better mobility enhancement [49].

Source

gate

gate

Drain

Poly Si
Oxide

Si
Substrate

TEOS

Figure 2-14 Reported Strained SiGe MOSFET
In this work, strained SiGe vertical PMOSFETs and NMOSFETs are fabricated by Ge ion
implantation and solid phase epitaxy (SPE). The trench is etched by reactive ion etching (RIE).
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Silicon polishing etching as well as sacrificial oxide is used to remove the RIE induced damage.
The hole mobility in the out-of-plane direction has been demonstrated to be enhanced by 100%
compared with silicon control device on safe wafer.

The enhancement of out-of-plane electron mobility varies with the background doping due to
alloy scattering. It is observed that at low doping, the electron mobility is reported lower than in
Si devices. However, at higher background doping, carrier-carrier scattering is dominant instead
of alloy scattering and electron mobility is reported enhanced by 50% at a background doping of
around 1018.
2.4.4

Strained LDMOS

It is reported that strained Si is utilized in N channel LDMOS [48] as shown in figure 2-15. The
proposed device features a graded SiGe layer with germanium mole fraction varying from 0 to
0.2 and a SiGe buffer layer. A thin Si layer is grown on top of the SiGe layer to improve the
performance of the device.
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scattering effect. Significant hole mobility enhancement is achieved in strained SiGe in both inplane and out-of-plane directions.

On the other hand, several challenges and constraints are reported and remain unsolved for
implementing strained Si/SiGe in power MOSFETs.

The most significant issue in utilizing SiGe in power MOSFET is alloy scattering, which leads to
mobility degradation instead of enhancement. The reported electron mobility enhancement is
obtained with background doping of 1018 level, which is beyond the requirement to prevent
avalanche breakdown for power devices.

The other challenge is to form strained channel of sufficient length. Reportedly, biaxial strain
formed by thin SiGe deposition or Ge ion implantation on Si layer is widely adopted to form
surface channel device. However, forming biaxial strained channel for vertical channels has not
been reported due to the critical thickness constrain. Conventional methods to form biaxial strain
by growing single strained layer or germanium ion implantation are reported suitable to lateral
device with thin surface channel. To achieve decent mobility enhancement, a minimum mole
fraction of 10% is desired which constrains the SiGe layer to be less than 20nm, insufficient to
prevent punch through break down for power MOSFET.
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CHAPTER 3

N-CHANNEL SUPER-LATTICE TRENCH MOSFET
3.1

Overview

As stated in section 2.4, although compressively strained SiGe vertical channel could be
achieved by germanium ion implantation [35, 50], uniformly distributed biaxial strain is yet to be
proposed. In this chapter, we report for the first time on numerical study an N-channel trench
power MOSFET structure featuring strained Si/SiGe superlattice channel region, as shown in
figure 3-1 to optimize electron mobility enhancement in both tensile strained Si and
compressively strained SiGe layers.

Figure 3-1 Proposed structure
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The superlattice-like structure also serves another purpose. By utilizing multiple Si/SiGe layers,
we manage to achieve sufficient channel length beyond critical thickness limitation to ensure the
prevention of punch-through break down. The channel is formed by depositing thin Si and Si1xGex

layers multiple times using the Reduced Pressure Chemical Vapor Deposition (RPCVD)

[49].

3.2

Process Simulation and Analysis

In our design, we use RPCVD which is capable of reducing unwanted gas-phase reactions and
improve film uniformity across the wafer. Rapid thermal anneal (RTA) is also adopted due to
thermal budget concern. The process flow is developed in low temperature to avoid relaxation.
The illustration process is suggested for fabricating optimized device as proposed in section 3.4.

Mole fraction of 0.15 for germanium is selected due to the RPCVD equipment limit in our
fabrication facility. The RPCVD process starts with 10nm Si1-xGex buffer layer with graded
germanium mole fraction increasing from 0 to 0.15, followed by a 30nm Si0.85Ge0.15 layer and
then a 50nm Si layer with in-situ boron doping of 2.5×1017/cm3. This RPCVD process is then
repeated two more times to reach an overall thickness of 0.25um to form the proposed p-type
channel region.
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Figure 3-2 Epitaxial layer and multi-layer channel region deposition
Wet treatment
and sacrificial
oxide striped

Figure 3-3 Trench etch
Following the deposition, an anisotropic etch is used to form the 0.6um deep and 0.8um wide
trench. Wet treatment is performed and sacrificial oxide is grown to smooth the surface of the
trench and remove damage induced during etching, as shown in figure 3-3.
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The gate oxide is formed in two steps. First, a 5nm thick Si cap is grown below 800ºC for 30
minutes following the removal of oxide. The silicon cap serves as the thermal pad providing
sufficient silicon for gate oxide and ideally shall be entirely consumed during oxidation to ensure
the channel stays in the multilayer region. Secondly, a 250Ǻ SiO2 layer is deposited as the gate
oxide. Poly silicon is then filled into the trench and implantation is performed to dope the poly
silicon as shown in figure 3-4.

Figure 3-4 Low temperature oxidation, poly silicon fill and etch
Global arsenic implantation shown in figure 3-5 is performed at energy levels of 70keV and a
dose of 4e13/cm2.
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Figure 3-5 Arsenic implantation
A recess etching is performed following the arsenic implantation. The recess is used to form the
contact region to reduce contact resistance of the drain and source area.

N+

N+

Recess etched

Epi-drift region

Drain
Figure 3-6 Recess etch and boron implantation
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Following the etching, boron implantation at 50keV energy and a dose of 2e14/cm2 is performed
for source region formation as shown in figure 3-6.

Rapid thermal anneal is employed at 900ºC for 30 seconds to prevent SiGe from relaxation.
TEOS is then deposited and contact etch is performed, the metal layer will be formed and etched
and the final structure is formed and shown in figure 3-7.

N+

N+

Recess etched
contact

Epi-drift region

Drain
Figure 3-7 Rapid thermal anneal and metal deposition
The detailed process steps involved in this process are summarized in figure 3-8.
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Figure 3-8 Summary of process steps
The structure results from the simulation is depicted in figure 3-9(a) where positive number
stands for n-type doping while negative number refers to p-type doping. Figure 3-9(b) shows the
germanium distribution. As can be seen from figure 3-9(a), the channel doping is around
1.5×1017cm-3. In figure 3-9(b), the three red layers stand for the positions of the three
compressively strained SiGe layers. The blue region corresponds to pure silicon region, and the
buffer region can also be seen in this figure.
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(a)
Compressively
Strained SiGe layer

Tensile Strained
Silicon layer

(b)
Figure 3-9 (a) Simulated Structure and (b) Germanium mole fraction distribution
39

Figures 3-10 (a) and (b) exhibit the two dimensional distributions of both vertical and lateral
stress along the channel. Note that positive values correspond to tensile stress while negative
values correspond to compressive stress and the scales are different for the two figures. The
channel is vertically tensile strained and in the lateral plane, SiGe is compressively strained and
Si is tensile strained. The compressive stress is not the same in all three SiGe layers. The
compressive stress in the top SiGe layer strained by the top thick Si cap layer is 50% greater than
the other two SiGe layers strained by much thinner Si layers in the bulk region. At the SiO2
interface, however, the stress is significantly reduced to a similar level due to the change of strain
status at the SiO2 interface.

It is observed that the peak compressive stress is 3.5×109 Pa away from the MOS channel while
the peak tensile stress is 1.3×109 Pa very close to the MOS channel. Figure 3(c) shows the onedimensional distribution of both in-plane absolute lateral stress and absolute out-of-plane vertical
stress along the channel. The mole fraction is also plotted as a reference. It is observed that the
vertical tensile stress is significantly larger than the reduced lateral stress. The dominant tensile
strain lowers two perpendicular valleys (Δ2) energy with respect to the four-fold valleys (Δ4).
Electrons are redistributed and two perpendicular valleys, which have much lower effective mass
than longitudinal one, are occupied more heavily. Therefore, the carrier redistribution and
reduced inter-valley scattering enhanced the mobility in the vertical plane.
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Source
Tensile Strained Si
Gate

Tensile Strained SiGe
Epi-layer

(a) Vertical stress distribution

(b) Lateral stress distribution

(c)

Figure 3-10 shows (a) vertical direction both Si and SiGe is tensile strained (b) horizontal strain
profile of the channel. (c) Magnitude comparison of horizontal and vertical stress at the surface
of the channel.
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3.3

Device Simulation and Analysis

The device simulation is performed to investigate the properties of proposed structure including
specific on-state resistance, gate charge, breakdown voltage and output capacitance, etc. Figure
3-11 compares the electron mobility along the channel surface with the Si/SiGe superlattice
MOSFET and conventional Si channel MOSFET.

Figure 3.11(a) and (b) shows the two dimensional distribution of electron mobility inside the
MOSFET where warmer color indicates higher mobility and cooler color stands for lower
mobility and (c) compares the extracted electron mobility along the channel surface with Ge
mole fraction as a reference. The mobility in silicon region is observed to be enhanced by up to
20%. However, at the position of three strained SiGe layers, the electron mobility is observed to
be close to or even lower than a silicon device. This is because the enhancement of compressive
strained SiGe layer is reversed by significant alloy scattering effect and results in mobility
degradation. The overall electron mobility enhancement effect is thus more pronounced in the
tensile strained Si layers than in the compressively strained SiGe layers, consistent with our early
observation of the peak stress locations.
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(a)

(b)

(c)
Figure 3-11 Electron mobility for (a) silicon device and (b) strained superlattice device and (c)
comparison of extracted mobility at channel region
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The TCAD simulated band diagram is depicted in the figure 3-12. The band diagrams in red and
blue are for non-biased (electrostatic) and biased (forward conducting) conditions respectively.
Unlike in SiGe HBTs where the Ge distribution in the base region is typically graded and
asymmetrical, the channel region of the described power MOSFET has three SiGe layers with a
symmetrical Ge distribution around the center of each SiGe layer. Thus, the gradient effect of the
energy band’s rising and falling edges cancel each other, and has limited impact on carrier
transportation when compared to mobility changes.

Figure 3-12 Band gap diagram of proposed device at electrostatic and biased conditions
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Figure 3-13 Impact of Mole fraction
Figure 3-13 demonstrates the influence of varying germanium concentration, specifically on
resistance, gate charge, and breakdown voltage. It is shown that a higher germanium mole
fraction is preferred to provide further resistance reduction without significant degradation in
blocking voltage, gate charge or output capacitance. However, a higher germanium mole fraction
also reduces the critical relaxation thickness, thus requiring more Si/SiGe layers to provide
sufficient channel length. The thickness of both Si and SiGe layers should be maximized to
achieve the best possible mobility enhancement without exceeding their critical relaxation limits.
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Figure 3-14 Gate charge test results
It is plotted in figure 3-14 the gate charge comparison of strained silicon and conventional silicon
device. It is observed that Qgd for strained Si/SiGe device is slightly higher than that of
conventional silicon device. However for gate voltage larger than 3 volts, which is the normal
conduction condition of power MOSFET, the impact of strained Si/SiGe is insignificant.

As discussed earlier, a thin Si cap layer is deposited and then thermally oxidized on the trench
sidewalls to minimize this effect and generally improve the interface quality. Figure 3-15 shows
the specific on-state resistance and gate charge of the trench power MOSFET as a function of the
trench sidewall silicon cap layer thickness. It is apparent that increasing the thickness of the Si
cap layer leads to device performance improvement, which alleviates the mobility degradation
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introduced by strained SiGe layer. The subsequent thermal oxidation of this Si cap layer requires
both high oxide quality and low thermal budget.

Since it is extremely difficult to precisely control the growth of high quality thermal oxide,
alternative materials and processes such as high-k materials and Atomic Layer Deposition (ALD)
are under investigation.

Figure 3-15 Influence of Si cap thickness

3.4

Conclusion

The device is optimized following the guidelines and subject to equipment limitations. The
optimized device is designed with 15% mole fraction, 30nm SiGe layer thickness, and 5nm Si
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cap layer thickness. The comparison between strained SiGe device and conventional silicon
device is shown in Table 3-1.
Table 3-1 Optimized results
Test condition Silicon Device
Ron (mΩ)

Vgs=4.5V

Strained SiGe

13.7

12.4

1.49

1.44

27.5

27.2

4.5

4.3

I=8.5A
Vgs(th) (V)

Vgs=Vds
I=250 μA

BV(V)

Vgs=0
I=250μA

Qg (nC)

V=15V
I=12A

Crss (pF)

Vds=15V

99.8

100

Coss (pF)

Vgs=0

133.3

134

902.8

900

61.65

53.32

Ciss (pF)

f=1MHz

Ron×Qg
(mΩ×nC)

The specific on-state resistance of the proposed trench power MOSFET with a Si/SiGe
superlattice channel region is reduced by 9.5% comparing to the conventional MOSFET
structure with essentially the same breakdown voltage (~25V) and gate charge.
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The mobility enhancement achieved is mainly attributed to the strained Si in vertical layer.
Although the alloy scattering inverts the mobility enhancement in strained SiGe region, on-state
resistance reduction is achieved.

It is observed that the capacitance is not influenced by adopting strained Si/SiGe, and the impact
on gate charge is negligible. The overall figure of merit is 53.32 mΩ×nC compared to 61.65
mΩ×nC which is improved by 13.5%.
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CHAPTER 4

P-CHANNEL TRENCH MOSFET WITH SIGE
CHANNEL
4.1

Overview

The in-plane mobility enchantment of strained Si has been widely utilized in modern
semiconductor devices. In this chapter, we report for the first time on the numerical study of a
new P-type trench power MOSFET structure featuring compressively strained SiGe channel on
the sidewall of the trench.

The proposed structure utilizes proven conventional strain

engineering and achieves further mobility enhancement by introducing compressively strained
SiGe. The proposed structure is shown in figure 4-1.

Strained SiGe
Channel

Figure 4-1 Proposed sidewall SiGe channel MOSFET
50

Although graded strained SiGe vertical device was developed by germanium implantation [47],
this effort tried to maximize the benefit by introducing uniformed biaxial strain. The other major
benefit for vertical deposited channel is the removal of critical thickness. Compared to superlattice structure, the sidewall SiGe channel device could form arbitrary channel length demanded
to avoid punch through under different voltages. The single SiGe layer also avoided uncertainty
from growing multiple layers. The silicon cap is also required to form gate oxide and in this
structure, serving as a parasitic channel.

4.2

Process modeling Analysis and Simulation

The process step utilized in this work is similar to superlattice device including RPCVD and
RTD. The process is developed for the optimized design as in section 4.4.

The starting material is 0.003Ω-cm <100> P+ Si substrate. A P-type epi-layer of 1.45Ω -cm
(1e16/cm3) is grown as the drift region as shown in figure 4-2.
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Figure 4-2 Epitaxial and multi-layer channel region deposition
To achieve the sidewall SiGe trench, a two-step trench etch is adopted in the process flow. The
first step, anisotropic etching, is performed to form a trench with 0.7um depth where the bottom
is near the junction of N-type channel and P epitaxial layer. Wet treatment is performed to
smooth the trench sidewall to reduce surface roughness. Sacrificial oxide layer is also grown to
remove damages introduced during etching.

Following the first trench etch; deposition is then carried out to form the vertical strained layers.
Firstly, 10nm graded doped Si1-xGex (x from 0 to 0.15) layer is deposited as the buffer layer.
20nm Si1-xGex layer is grown on the buffer layer following the first step.
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Figure 4-3 Thin layer SiGe deposition

Figure 4-4 Second Step etch
Si3N4 is deposited and followed by anisotropic etching to form the nitride spacer. The second
etch is performed to remove the N-type SiGe at the bottom of the trench. After the removal of
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nitride spacer, 10nm silicon cap is deposited on the trench surface to form the low temperature
gate oxide.

The oxide is formed at 800°C for 30mins and the result thickness is about 80Å, another 120 Å is
deposited to adjust the gate oxide to reach 200Å which is required for the threshold control. The
poly silicon is then deposited as shown in figure 4-5.

Figure 4-5 Gate oxidation and poly deposition
P+ implantation is then performed at a dose of 4e13/cm2 and energy of 40keV as shown in figure
4-6.
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Figure 4-6 Boron implantation
In figure 4-7, a recess etch is performed prior to the arsenic implantation to provide better
contact.

Strained SiGe
Channel

Figure 4-7 Recess contact etch
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The Arsenic implantation is performed at 70keV and 4e13/cm2.

Figure 4-8 Arsenic implantation
The proposed structure is achieved after TEOS formation and is shown in figure 4-9

Strained SiGe
Channel

Figure 4-9 Simulated structure
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The detailed process steps involved in this process is summarized and listed in figure 4-10.

Figure 4-10 Detailed process flow
The simulated process result is shown below in Figure 4-11, the doping concentration and the
SiGe mole fraction distribution are shown in Figure 4-12.

Source
Channel

Gate

Second
step etch

Recess
etched
contact

P type-Epitaxial

Drain
Figure 4-11 Resulted structure from process simulation
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(a)

(b)

Figure 4-12 (a), the mole fraction inside the device (b) and the vertical stress along the channel
As can be seen from Figure 4-12(a), the SiGe layer is deposited along the sidewall of the etched
trench, however, a thin silicon cap is still needed to provide higher quality surface. In Figure 411(b), a peak compressive stress as large as 5×109pa is achieved. However, with the deposited
silicon cap layer, the stress along the channel is relieved to around 5×109pa.

The mobility enhancement for holes from strained SiGe is in the in-plane direction. With SiGe
grown after the trench etch is performed, the need to form sufficient long channel to support
blocking voltage is met. The SiGe layer is grown vertically on the trench sidewall thus the
channel region is in the in-plane direction.
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4.3

Device simulation and analysis

The mobility along the interface of the oxide-channel region is shown in figure 4-13 with the
doping concentration also plotted as reference. It is observed that in the channel region, the hole
mobility is enhanced by up to 40%. At the edge of the channel, the mobility is enhanced by
around 12% due to the tensile strain of silicon.

Figure 4-13 Extracted hole mobility along the channel surface
With the increase in germanium mole fraction, the performance of the device changes
accordingly and is illustrated in Figure 4-14. For the proposed device at a mole fraction of 0.15,
on-state resistance is decreased from 27.07 mΩ to 21.6 mΩ, or 20.2%. The breakdown voltage is
reduced from 32.5V to 31.2V, or 4%, which could be attributed to the lower band gap of SiGe.
The gate charge is 9nC with small fluctuations.
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Figure 4-14 Impact of mole fraction
The thickness of Si cap strongly influences the channel conductivity. As shown in Figure 4-15,
we investigate the situation where the silicon cap thickness is increased from 3nm to 10nm, from
dominantly compressively strained SiGe channel to dominantly tensile strained silicon channel.
The remaining silicon cap also serves as parasitic channel above SiGe channel. It is observed that
the on-state resistance is raised by around 8%, which seriously compromises the benefit of
strained SiGe mobility enhancement. This trend complies with the theory that strained SiGe
provides stronger mobility enhancement than strained Si. A silicon cap thickness of 5nm is
selected due to facility equipment limit and to reduce the risk of SiGe oxidation.
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Figure 4-15 Impact of Si cap thickness
Since a two-step etch process is proposed to achieve the required device, the transition between
the two etches is critical to assure channel smoothness. The process is self-aligned to reduce the
error of misalignment. We also inspected the likely situation of over etch and under etch to
inspect the uncertainty in the process, which can be seen in Figure 4-16. Negative number stands
for etching less than the desired amount and positive number stands for etching more than
desired. It’s shown that for over etching, the on-state resistance is maintained with no impact on
channel region. The break down voltage is significantly reduced since the bottom edge is moved
closer to the drain region. Gate charge is raised accordingly with the prolonged gate oxide length.
With under etch, the system is seriously endangered, which could likely lead to the device
malfunctioning.
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Figure 4-16 Roughness of device to etching tolerance
In sidewall strained SiGe structures, the SiGe layer constitutes the main channel, thus the inplane property of SiGe layer is crucial to the performance. The thickness of strained SiGe layer
determines the stress distribution, channel depth and defect density, therefore directly determine
the mobility enhancement. Figure 4-17 presents the impact of SiGe layer thickness on the device
characteristics which indicate that SiGe thickness of 20nm is favored to achieve lowest
conductance. The impact of buffer layer thickness is also inspected.
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Figure 4-17 Impact of SiGe layer thickness

4.4

Conclusion

The device is optimized following the guidelines and equipment limitations. The optimized
device features 15% mole fraction, 20nm SiGe layer thickness, and 5nm Si cap layer thickness.
The optimization is chosen based on the guidelines in previous section and also to be compatible
with equipment limits. The comparison between strained SiGe device and conventional silicon
device is shown in Table 4-1.
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Table 4-1 Simulation result of optimized device
Test condition Silicon Device
Strained SiGe
Ron (mΩ)

Vgs=-4.5V

27.07

21.6

-1.43

-1.49

-32.5

-31.2

I=-8.5A
Vgs(th) (V)

Vgs=Vds
I=-250 μA

BV(V)

Vgs=0
I=-250μA

Qg (nC)

Vgs=4.5v

9

9

Crss (pF)

Vds=-15v

90

80

125

130

Ciss (pF)

1000

810

Ron× Qg
(mΩ×nC)

243.63

194.4

Coss (pF)

Vgs=0
F=1MHz

It can be seen that the on-state resistance is reduced by 20% while the gate charge remains
unaffected. However, it is observed that output capacitance is increased by 8%.

Further resistance reduction can be achieved by reducing Si cap layer thickness and increasing
mole fraction. It is observed that hole mobility is enhanced by 50% and specific resistance is
reduced by 29% when the mole fraction is increased to 20% and Si cap layer is reduced to 3nm.
However, it is observed that the breakdown voltage is reduced slightly due to narrower band gap
and thinner gate oxide.
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It is observed that the output capacitance is slightly increased. The overall figure of merit is
194.4mΩ×nC compared to 243.63 mΩ×nC which is reduced by 20.2%

The scaling on other voltage rated power MOSFET could be simply achieved by adjusting
channel length, or trench depth without modifying SiGe layer.
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CHAPTER 5

STRAINED SIGE LDMOS
5.1

Overview

We propose in this chapter a P channel LDMOS with strained SiGe channel to utilize the
significant hole mobility enhancement as shown in figure 5-1.

Metal
P+

Drain

Gate

Source
P+

P-

SiGe

N+

P+

low doped drain

N- epi layer
P+ Substrate
Figure 5-1 Proposed LDMOS with strained SiGe channel
One challenge inherent with strained engineering is that with the traditional method, the strained
layer is sufficient for the inversion layer thickness, which is much narrower than the channel
length required for blocking voltage as stated in chapter 1.

5.2

Process Modeling and Analysis and Simulation

The process starts at a P+ substrate shown in figure 5-2, 2um epitaxial layer is grown on a wafer
with resistivity of 0.37Ω-cm (1.5e16/cm3).
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N- epi layer
P+ Substrate
Figure 5-2 Substrate and epitaxial-layer growth
The SiGe layer is to be grown next. An initial silicon layer of 5nm is grown, and a 10nm SiGe
layer with graded germanium concentration is grown with mole fraction increases linearly from
0 to 0.15. Following the deposition, a constant SiGe layer of 30nm is grown and silicon cap of
2nm is deposited on top to facilitate future process. The grown SiGe layer is undoped so
phosphorus implantation of 30keV and a dose of 5e10cm-2 is carried out to dope the SiGe layer.
A very thin oxide layer is grown at 800°C for 10nm to form an oxide pad which results 80Å
thick gate oxide. 120Å thick oxide deposition is performed if necessary to reach the 200A gate
oxide thickness.
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Poly
oxide

Strained SiGe
N- epi layer
P+ Substrate

Figure 5-3 SiGe layer growth and gate oxidation
Poly silicon layer is then deposited on the uniform gate oxide and is undoped.

Poly
low doped drain
P- epi layer
P+ Substrate
Figure 5-4 Poly silicon formation and LDD implantation
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A thin screen oxide is deposited and a boron implantation is carried out at 30keV and a dose of
1e12/cm2. The implantation is performed without mask and the poly silicon will also be doped in
this process.

Poly
P+

P+

low doped drain
P- epi layer
P+ Substrate
Figure 5-5 Pplus implantation
The P+ implantation followed this process, at energy of 50keV and a dose of 3e15/cm2.
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Poly
P+

P+

P+

SiGe

low doped drain

N+

P- epi layer
P+ Substrate
Figure 5-6 Nplus implantation
Following the P+ implantation, Arsenic implantation of 70keV and 3e15/cm2 is carried out to
form the source N region.

Metal
Poly
P+

P+

P+

N+

SiGe channel and LDD

low doped drain
P- epi layer
P+ Substrate

Figure 5-7 TEOS deposition, contact and metal layer etch
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Gate
Source

LDD

Drain

Compressively Strained
SiGe Channel

Figure 5-8 Simulated LDMOS
The resulted device is inspected and the stress along the channel is extracted and shown in Figure
5-9 and Figure 5-10. It can be seen that the stress at the channel region dominates at 109 Pa level,
the vertical stress is around 105 Pa and is not shown here.

(a)

(b)
Figure 5-9 (a) Lateral stress (b) mole fraction of simulated device
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`
Figure 5-10 Stress distribution along the channel surface

5.3

Device Simulation and Analysis

With the increase in germanium mole fraction, the stress increases consequently and leads to
stronger strain effect and thus stronger mobility enhancement. It can be seen from Figure 5-11
that with the increase in mole fraction, the on-state resistance reduces rapidly while the gate
charge remains stable around 1.06nC.
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Figure 5-11 Impact of Ge mole fraction
The mobility along the surface of the channel is extracted and is shown in Figure 5-12. Figures
5-12(a) and (b) compare the hole mobility inside strained and conventional Si LDMOS, where
warmer color stands for higher mobility. In figure (c) the hole mobility enhancement is observed
to be 35% in channel region. The mobility enhancement in the LDD region is observed lower at
11%.
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(a)

(b)

(c)
Figure 5-12 Hole mobility of (a) Strained LDMOS (b) Si LDMOS and (c) channel mobility
comparison between Si and SiGe
As in the trench sidewall PMOSFET, the SiGe thickness and Si cap layer thickness have strong
influence on the strain profile, and therefore the mobility enhancement. It is observed in
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Figure 5-13 that with a 10nm SiGe layer, the resistance is significantly larger. When the SiGe
increases beyond 30nm, the mobility enhancement degrades rapidly. Notably the mobility
enhancement is also limited by the precision of the fabrication process. As observed in Figure 514, thinner Si cap is also observed to provide maximum enhancement. When the Si cap layer
increases from 3nm, when the current flows majorly in strained SiGe channel to 10nm when the
current flows majorly in strained Si channel, the resistance is increased by 14% mainly due to
weaker stress along the channel. This trend agrees with the theory that strained SiGe provides
stronger enhancement compared to strained Si.

Figure 5-13 Impact of SiGe layer thickness
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Figure 5-14 Impact of Si cap layer thickness

5.4

Conclusion

The device is optimized following the guidelines and equipment limitations. The optimized
device features 15% mole fraction, 20nm SiGe layer thickness, and 5nm Si cap layer thickness.
This result agrees with the theoretical analysis. The resulting device structure is investigated and
the comparison of the silicon LDMOS and strained Si/SiGe LDMOS is listed in Table 5-1.
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Table 5-1 Comparison of Si and Strained SiGe device
Test condition

Silicon Device

Strained SiGe

Ron (mΩ)

Vgs=-2.5V
I=-4A

277.8

217.3

Vgs(th) (V)

Vgs=Vds
I=-250μA

-0.76

-0.73

BV(V)

Vgs=0
I=-250μA

-27.3

-27.5

Qg (nC)

V=-5V
I=-5A

1.1

1.05

Crss (pF)

Vds=-15V
Vgs=0
F=1MHz

2.25

2.35

Coss (pF)

4.25

4.5

Ciss(pF)

5.7

5.3

305.58

228.17

Ron×Qg
(mΩ*nC)

It is observed that the specific on-state resistance of the proposed compressively strained
LDMOS structure is reduced by 22% compared to that of conventional MOSFET structure. The
breakdown voltage is observed to be unaffected due to relatively low mole fraction. Both gate
charge and output capacitance vary slightly with no noticeable sacrifice in performance. The
overall figure of merit is 228.17 mΩ×nC compared to 305.58 mΩ×nC, which is a 25.3%
reduction.
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Further resistance reduction can be achieved with decreased Si cap layer thickness and increased
mole fraction. It is observed that hole mobility is enhanced by 50% and specific resistance is
reduced by 30% while the mole fraction is increased to 0.20 and Si cap layer is reduced to 3nm.
However, it is observed that the breakdown voltage reduces slightly due to narrower band gap
and thinner gate oxide.

Optimization on other voltage rated power MOSFETs could be achieved simply by adjusting
channel length without adjusting strained SiGe layer.
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CHAPTER 6
6.1

CONLUSION

General Conclusion

With the evolution of modern electronics, maintaining the trend of resistance reduction in power
MOSFET is severely challenged. The objective of this work is to reduce specific on-state
resistance by increasing channel mobility using strained Si/SiGe.

Although strain engineering is extensively utilized in CMOS technology, there are several
challenges to implementing it in power MOSFETs. The primary challenge is to achieve a
strained channel beyond critical thickness to support blocking voltage. The other is to provide
process flow highly compatible with conventional silicon technology. Three structures are
proposed for both N-type and P-type trench MOSFET and P-type LDMOS to solve these
problems. Fabrication processes for proposed structures are also suggested featuring RPCVD and
rapid thermal anneal.

For superlattice N channel trench MOSFET, it is observed that the electron mobility is enhanced
by up to 20% in strained Si region. The mobility enhancement from compressive strained SiGe
layer is compromised by alloy scattering. The on-state resistance is reduced by around 10%
while the gate charge and blocking voltage remain unaffected. The figure of merit improvement
is 15.7%.
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For P channel sidewall trench MOSFET, the hole mobility is enhanced by up to 60% and the
on-state resistance is decreased by 20% while other device performance parameters were
uncompromised. For P-type LDMOS, the hole mobility is increased by 35% and the on-state
resistance is reduced by 20%. The overall figure of merit improvement is 20.2% and 25.3%
respectively.

The proposed LDMOS structure is being fabricated by Tsinghua University, Beijing, China and
proposed super-lattice structure will possibly be fabricated. The fabricated device will be
inspected by XRD and STM.

6.2

Future Works

In this thesis, we proposed three structures to exploit strained induced mobility enhancement for
power MOSFET and performance enhancement was achieved, and verified using Synopsis
TCAD. However, existing strain related models and extracted parameters are incapable of
providing industry level optimizations. Further investigation on fabricated devices will be
performed.

There are several possibilities, which are not covered by the scope of this work, that could
potentially further enhance the performance of power MOSFETs.
1) Combine strained Si/SiGe channel with hetero-structure engineering to utilize the benefit
of two dimensional electron gas (2DEG).
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2) Utilize uniaxial strained source drain on LDMOS to further improve the mobility
enhancement.
3) Investigate the impact of using high-k dielectric using ALD to further reduce gate
capacitance.
4) Investigate the possibility of compatibility with other advancing technologies.
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APPENDIX

SYNOPSIS TCAD MODELS
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Mobility related models in this work include:
•

Hydrodynamic transport model

•

Density gradient model of electronic size quantization effect

•

Philips unified mobility model

•

High-field mobility degradation

•

Lucent mobility model(mobility degradation at the silicon-oxide interface

•

Egley strained-silicon mobility model ( 6 sub valley)

•

Intel stress-induced mobility model

•

Mobility doping dependence

•

Si material model developed by Synopsis TCAD based [26]

•

SiGe material model developed by Synopsis TCAD based [51]

•

Strain induced change in the energy of carrier sub valleys

•

Mobility change due to carrier redistribution between sub valleys in silicon

•

Piezo resistive model

•

Carrier carrier scattering

Other physics models included in this work are listed as follows
•

SRH recombination

•

Effective intrinsic density

•

Auger recombination

•

Avalanche
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The strained silicon and strained SiGe models are based on Monte-Carlo simulation as in [51,
52].

The strain-induced change models in the energy of carrier sub valleys in silicon are based on [53].

The calculation of strain induced mobility is based on [22]
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